axiZero. Open source AXI4 / AXI4-Lite interconnect generator. Describe your bus topology in YAML, get you Verilog back