Rare find

avsdpll_1v8. 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.

github.com/lakshmi-sathi/avsdpll_1v8

Problem

Audience

Updates

No founder updates yet. Check back soon.