ddr3-controller. A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs

github.com/AngeloJacobo/ddr3-controller

Problem

Audience

Updates

No founder updates yet. Check back soon.