Sign in
ddr3-controller.
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
github.com/AngeloJacobo/ddr3-controller
by
@AngeloJacobo
Problem
Audience
Keep exploring
Updates
Founder
0
Product
0
No founder updates yet. Check back soon.
๐งช
staging