Error: Unable to resolve

Dmitry Murzinov

Elite
@iDoka

Hardware Imagineer | Digital IC Design Engineer | Automotive Electronics Enthusiast

awesome-canbus. :articulated_lorry: Awesome CAN bus tools, hardware and resources for Cyber Security Researchers, Reverse Engineers, and Automotive Electronics Enthusiasts.

3.3k

awesome-embedded-software. :stars: List of software (HW interfaces, libs, protocols, etc) specifically suitable for resource-constrained Embedded Systems (low-memory and low-power) like 8-bit, 16-bit and 32-bit microcontrollers.

1.1k

awesome-automotive-can-id. :tractor: Collect of CAN IDs and its payloads for various car brands/models in one place. Might be useful for Cyber Security Researchers, Reverse Engineers, and Automotive Electronics Enthusiasts.

956

awesome-linbus. :articulated_lorry: An awesome LIN bus tools, hardware and resources. It helps a reverse engineering LIN bus devices with lightly specializing in automotive embedded controller software and communication understanding.

244

awesome-fpga-boards. :atm: Second life for FPGA boards which can be repurposed to DYI/Hobby projects ...............................................................................................

104

eda-scripts. Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)

37

asic-pinout-drawer-2016. Simple pin assignment generator for IC case

19

book-mastering-fpgasic. :book: Mastering FPGASIC Book

18

GOST-28147-89. Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher

17

raspberrypi-recipes. Collection of practice recipes for RPi

14

hdl-secded-producer. MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.

12

GNSS-verilog-signal-simulator. GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF)

10

volvo-p3-knowledge-base. My knowledge base for Volvo Platform 3 models (XC60, XC70, V70, S60, V60, S80)

9

dotfiles. .files from my homebrewed CentOS 7 | Ubuntu 18.04

9

ipxact-cli-tools. IP-XACT based CLI-tools

9

GOST-R34.12-2015. Verilog HDL implementation of the GOST R34.12-2015 — a fresh Russian government standard symmetric key block cipher.

9

ipyxact. Python-based IP-XACT parser

8

awesome-stm8. STM8 awesome list

7

awesome-nRF5. nRF5xxxx family

7

STM8S208-CAN-Speed-Calculator. CAN Speed Calculator for STM8S208

6

SmartRC-CC1101-Driver-Lib. This driver library can be used for many libraries that use a simple RF ASK module, with the advantages of the cc1101 module. It offers many direct setting options as in SmartRF Studio and calculates settings such as MHz directly.

6

digikey-cool-stuff. Collection of scripts related to DigiKey

5

hdl-stuff. HDL things for FPGA and ASIC

4

russian-semiconductor-companies. List of Semiconductor companies in Russia

4

iDoka.github.io. iDoka's web page on Github

4

xiaomi-m365. Shell

3

mcp2210-linux. MCP2210 driver for linux

3

verilog.sublime-package. Verilog/SV syntax for SublimeText

3

gitstats. git history statistics generator

3

sublime-verilog. Support Verilog/SV syntax in SublimeText

2

HDL-Coding-Style-Standards. Collection of Coding Style Standards for Verilog and VHDL

2

iDoka. Config files for my GitHub profile

2

rtl_433. Program to decode radio transmissions from devices on the ISM bands (and other frequencies)

2

awesome-nRF5x. nRF51|nRF52 useful resources

2

wavedrompy. WaveDrom compatible python command line

2

Dell-Latitude-E7470. Linux and Dell Latitude E7470 story and fixed issues

2

vivado.sublime-package. SublimeText (highlighting) plugin for working with Xilinx Vivado files (tcl, xdc, etc)

2

corsair. Control and Status Register map generator for HDL projects

2

platform-openhw. OpenHW Group: development platform for PlatformIO

2

script-dope. Collect of my scripts

2

technical-writing. Technical writing related matters

1

mch2022-badge-hardware. HTML

1

asciidoc-table-beautifier. This repository contains a script that visually formats simple tables in asciidoc files into a more readable format.

1

statistics-acquisition-module. Statistics Acquisition Module on Verilog

1

oshw-stuff. Some OSHW matters

1
45
Apply