gatecheck. Yet another Verilog static analyzer

github.com/yugr/gatecheck
by @yugr

Problem

Audience

Keep exploring

Updates

No founder updates yet. Check back soon.