mips-cpu. The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)