Sign in
cl-vhdl.
This is an attempt of a common lisp domain specific language that emits VHDL for FPGA synthesis
github.com/plops/cl-vhdl
by
@plops
Problem
Audience
Keep exploring
Updates
Founder
0
Product
0
No founder updates yet. Check back soon.
๐งช
staging