General-Slow-DDR3-Interface. A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.

github.com/jevinskie/General-Slow-DDR3-Interface
by @jevinskie

Problem

Audience

Keep exploring

Updates

No founder updates yet. Check back soon.