Sign in
ASICRE.
Logic cell info for gate array and standard cell ASIC reverse-engineering
github.com/furrtek/ASICRE
by
@furrtek
Problem
Audience
Keep exploring
Updates
Founder
0
Product
0
No founder updates yet. Check back soon.
๐งช
staging