Sign in
Cordic-Algorithm-ASIC-chip.
Verilog implementation of a Cordic Algorithm ASIC chip based on SMIC 180nm standard digital technology. Fulfill the conversion from Rectangular to Polar Coordinates for arbitrary coordinate on RTL level.
github.com/abdelazeem201/Cordic-Algorithm-ASIC-chip
by
@abdelazeem201
Problem
Audience
Keep exploring
Updates
Founder
0
Product
0
No founder updates yet. Check back soon.
๐งช
staging