Sign in
takahe.
open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists
github.com/Zaneham/takahe
by
@Zaneham
Problem
Audience
Keep exploring
Updates
Founder
0
Product
0
No founder updates yet. Check back soon.
๐งช
staging