Rare find

VexRiscv. A FPGA friendly 32 bit RISC-V CPU implementation

github.com/SpinalHDL/VexRiscv
by @SpinalHDL

Problem

Audience

Keep exploring

Updates

No founder updates yet. Check back soon.