Sign in
Verilog_tic-tac-toe.
An implementation of "Tic Tac Toe" in Verilog. FPGA versus user, FPGA knows how to win!
github.com/DoctorWkt/Verilog_tic-tac-toe
by
@DoctorWkt
Problem
Audience
Keep exploring
Updates
Founder
0
Product
0
No founder updates yet. Check back soon.
๐งช
staging